Sergio Lopez-Buedo
Sergio Lopez-Buedo
Verified email at
Cited by
Cited by
Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems
S Lopez-Buedo, J Garrido, EI Boemo
IEEE Transactions on components and packaging technologies 25 (4), 561-566, 2002
Thermal monitoring on FPGAs using ring-oscillators
E Boemo, S López-Buedo
International Workshop on Field Programmable Logic and Applications, 69-78, 1997
Thermal testing on reconfigurable computers
S Lopez-Buedo, J Garrido, E Boemo
IEEE Design & Test of Computers 17 (1), 84-91, 2000
RNS-enabled digital signal processor design
J Ramirez, A Garcia, S Lopez-Buedo, A Lloris
Electronics Letters 38 (6), 266-268, 2002
Virtual embedded blocks: A methodology for evaluating embedded elements in FPGAs
CH Ho, PHW Leong, W Luk, SJE Wilton, S López-Buedo
2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing …, 2006
Rack-scale disaggregated cloud data centers: The dReDBox project vision
K Katrinis, D Syrivelis, D Pnevmatikatos, G Zervas, D Theodoropoulos, ...
2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 690-695, 2016
Understanding PCIe performance for end host networking
R Neugebauer, G Antichi, JF Zazo, Y Audzevich, S López-Buedo, ...
Proceedings of the 2018 Conference of the ACM Special Interest Group on Data …, 2018
Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report
S Lopez-Buedo, E Boemo
Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field …, 2004
Low-power FSMs in FPGA: Encoding alternatives
G Sutter, E Todorovich, S López-Buedo, E Boemo
International Workshop on Power and Timing Modeling, Optimization and …, 2002
Some notes on power management on FPGA-based systems
EI Boemo, GG De Rivera, S López-Buedo, JM Meneses
International Workshop on Field Programmable Logic and Applications, 149-157, 1995
Self-reconfigurable embedded systems on low-cost FPGAs
I Gonzalez, E Aguayo, S Lopez-Buedo
IEEE Micro 27 (4), 49-57, 2007
Some experiments about wave pipelining on FPGA's
EI Boemo, S López-Buedo, JM Meneses
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 6 (2), 232-237, 1998
Characterization of the busy-hour traffic of IP networks based on their intrinsic features
JL García-Dorado, JA Hernández, J Aracil, JEL de Vergara, ...
Computer Networks 55 (9), 2111-2125, 2011
Using partial reconfiguration in cryptographic applications: an implementation of the IDEA algorithm
I Gonzalez, S Lopez-Buedo, FJ Gómez, J Martinez
International Conference on Field Programmable Logic and Applications, 194-203, 2003
Simulation-based approach for evaluating on-chip interconnect architectures
S Suboh, M Bakhouya, S Lopez-Buedo, T El-Ghazawi
2008 4th Southern Conference on Programmable Logic, 75-80, 2008
FSM decomposition for low power in FPGA
G Sutter, E Todorovich, S Lopez-Buedo, E Boemo
International Conference on Field Programmable Logic and Applications, 350-359, 2002
Wave pipelines via look-up tables
EI Boemo, S Lopez-Buedo, JM Meneses
1996 IEEE International Symposium on Circuits and Systems. Circuits and …, 1996
Logic depth and power consumption: A comparative study between standard cells and FPGAs
E Boemo, S Lopez-Buedo, CS Perez, J Jauregui, J Meneses
Proceedings of the XIII Design of Circuits and Integrated Systems (DCIS …, 1998
Bridging the gap between hardware and software open source network developments
M Forconesi, G Sutter, S López-Buedo, JEL de Vergara, J Aracil
IEEE Network 28 (5), 13-19, 2014
A tool for activity estimation in FPGAs
E Todorovich, M Gilabert, G Sutter, S López-Buedo, E Boemo
International Conference on Field Programmable Logic and Applications, 340-349, 2002
The system can't perform the operation now. Try again later.
Articles 1–20