Chao Zhang (张超)
Chao Zhang (张超)
Amazon AI Lab
Verified email at - Homepage
Cited by
Cited by
Hi-fi Playback: Tolerating position errors in shift operations of racetrack memory
C Zhang, G Sun, X Zhang, W Zhang, W Zhao, T Wang, Y Liang, Y Liu, ...
Computer Architecture (ISCA), 2015 ACM/IEEE 42nd Annual International …, 2015
Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power
C Zhang, G Sun, W Zhang, F Mi, H Li, W Zhao
Design Automation Conference (ASP-DAC), 2015 20th Asia and South Pacific …, 2015
Fork path: improving efficiency of oram by removing redundant memory accesses
X Zhang, G Sun, C Zhang, W Zhang, Y Liang, T Wang, Y Chen, J Di
2015 48th Annual IEEE/ACM International Symposium on Microarchitecture …, 2015
Fabrication cost analysis for 2D, 2.5 D, and 3D IC designs
C Zhang, G Sun
2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE …, 2012
Exploring data placement in racetrack memory based scratchpad memory
H Mao, C Zhang, G Sun, J Shu
2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA), 1-5, 2015
An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes
H Li, Y Liu, Q Zhao, Y Gu, X Sheng, G Sun, C Zhang, MF Chang, R Luo, ...
2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 7-12, 2015
Performance-centric register file design for GPUs using racetrack memory
S Wang, Y Liang, C Zhang, X Xie, G Sun, Y Liu, Y Wang, X Li
2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 25-30, 2016
Pm3: Power modeling and power management for processing-in-memory
C Zhang, T Meng, G Sun
2018 IEEE International Symposium on High Performance Computer Architecture …, 2018
From device to system: Cross-layer design exploration of racetrack memory
G Sun, C Zhang, H Li, Y Zhang, W Zhang, Y Gu, Y Sun, JO Klein, ...
2015 Design, Automation & Test in Europe Conference & Exhibition (DATE …, 2015
An efficient run-time encryption scheme for non-volatile main memory
X Zhang, C Zhang, G Sun, J Di, T Zhang
2013 International conference on compilers, architecture and synthesis for …, 2013
Performance analysis on structure of racetrack memory
H Zhang, C Zhang, Q Hu, C Yang, J Shu
2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), 367-374, 2018
SBAC: A statistics based cache bypassing method for asymmetric-access caches
C Zhang, G Sun, P Li, T Wang, D Niu, Y Chen
Proceedings of the 2014 international symposium on Low power electronics and …, 2014
Statistical cache bypassing for non-volatile memory
G Sun, C Zhang, P Li, T Wang, Y Chen
IEEE Transactions on Computers 65 (11), 3427-3440, 2016
Asymmetric-access aware optimization for STT-RAM caches with process variations
Y Zhou, C Zhang, G Sun, K Wang, Y Zhang
Proceedings of the 23rd ACM international conference on Great lakes …, 2013
Pin tumbler lock: A shift based encryption mechanism for racetrack memory
H Zhang, C Zhang, X Zhang, G Sun, J Shu
2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 354-359, 2016
Perspectives of racetrack memory based on current-induced domain wall motion: From device to system
Y Zhang, C Zhang, JO Klein, D Ravelosona, G Sun, W Zhao
Circuits and Systems (ISCAS), 2015 IEEE International Symposium on, 381-384, 2015
Fork path: Batching oram requests to remove redundant memory accesses
J Zhu, G Sun, X Zhang, C Zhang, W Zhang, Y Liang, T Wang, Y Chen, J Di
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2019
An OS-level Data Distribution Method in DRAM-PCM Hybrid Memory
H Zhang, J Fan, J Shu
Conference on Advanced Computer Architecture, 1-14, 2016
SIRM: Shift Insensitive Racetrack Main Memory
H Zhang, B Wei, Y Lu, J Shu
IFIP International Conference on Network and Parallel Computing, 355-360, 2019
Accelerate context switch by racetrack-SRAM hybrid cells
W Zhang, C Zhang, G Sun
2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH …, 2016
The system can't perform the operation now. Try again later.
Articles 1–20