Loading...
The system can't perform the operation now. Try again later.
Citations per year
Duplicate citations
The following articles are merged in Scholar. Their
combined citations
are counted only for the first article.
Merged citations
This "Cited by" count includes citations to the following articles in Scholar. The ones marked
*
may be different from the article in the profile.
Add co-authors
Co-authors
Follow
New articles by this author
New citations to this author
New articles related to this author's research
Email address for updates
Done
My profile
My library
Metrics
Alerts
Settings
Sign in
Sign in
Get my own profile
Cited by
All
Since 2019
Citations
40
40
h-index
1
1
i10-index
1
1
0
14
7
2020
2021
2022
2023
2024
2
12
14
10
2
Co-authors
Vinod Ganesan
Sarvam AI
Verified email at sarvam.ai
Chester Rebeiro
Indian Institute of Technology Madras
Verified email at cs.columbia.edu
Follow
Muhammad Arsath K F
Indian Institute of Technology Madras
Verified email at cse.iitm.ac.in -
Homepage
Microprocessor Security
RISC-V
Side-Channel Leakage Evaluation
Differential Power Analysis
Articles
Cited by
Co-authors
Title
Sort
Sort by citations
Sort by year
Sort by title
Cited by
Cited by
Year
PARAM: A microprocessor hardened for power side-channel attack resistance
MA KF, V Ganesan, R Bodduna, C Rebeiro
2020 IEEE International Symposium on Hardware Oriented Security and Trust …
, 2020
40
2020
The system can't perform the operation now. Try again later.
Show more
Privacy
Terms
Help
About Scholar
Search help